Abstract-In this paper, a comprehensive study of hotcarrier injection (HCI) has been performed on high-performance Si-passivated pMOSFETs with high-k metal gate fabricated on n-type germanium-on-silicon (Ge-on-Si) substrates. Negative bias temperature instability (NBTI) has also been explored on the same devices. The following are found: 1) Impact ionization rate in Ge-on-Si MOSFETs is approximately two orders higher as compared to their Si counterpart; 2) NBTI degradation is a lesser concern than HCI for Ge-on-Si pMOSFETs; and 3) increasing the Si-passivation thickness from four to eight monolayers provides a remarkable lifetime improvement.
I. INTRODUCTION
R ECENTLY, germanium-based CMOS devices have gained much attention because of their higher channel mobility and higher on current with respect to the silicon counterpart. Several research groups have successfully demonstrated higher performance Ge pMOSFETs utilizing high-k/metal gate stacks [1] - [7] . Generally, fabrication of high-performance CMOS devices requires the control of short-channel effects, like threshold voltage roll-off and drain-induced barrier lowering (DIBL), as well as control of the leakage currents and good reliability. Recently, it has been shown that halo implants can provide such short-channel control for Ge pMOSFETs [4] , [8] at the cost of a higher drain-to-well leakage current with respect to silicon devices [9] . For the silicon case, it is known [10] that halo implant increases hot-carrier (HC) degradation. To date, the most promising Ge results have been obtained using a Si-passivation layer where a few monolayers (MLs) of Si are epitaxially grown on the Ge surface immediately prior to gate stack formation [3] , [4] , [7] , [8] , [11] . In particular, it is interesting to note that Si-passivated Ge devices showed better electrical performance and reliability than silicon-nitride-passivated Ge devices, and Si-passivated Ge devices also showed better negative-bias-temperature-instability (NBTI) performance than their Si counterpart [12] . Recently, studies have found that the Si-passivation layer thickness influences drive current, mobility, and subthreshold slope in Ge pMOSFETs, suggesting an optimal thickness of approximately six Si MLs [7] , [11] . In addition, the time-dependent dielectric breakdown (TDDB) was investigated for Si-passivated Ge devices, indicating a good quality of the high-k gate stack [13] . Recently, Loh et al. examined Si/Si 1−x Ge x /Si pMOSFETs with x = 0.2 to 0.5 and reported that a higher Ge percentage and thinner Si cap are preferable for HC reliability [14] . All these results renew our interest to study the reliability of the Si-passivated Ge pMOSFETs. Eventually, there are no reports which clearly indicate what will limit the lifetime of a 22-nm-node Ge pMOSFET, whether it is TDDB, HC injection (HCI), or NBTI. Considering all these facts, we present a comprehensive study of HC degradation for high-performance epitaxial Ge-on-Si high-k/metal gate pMOSFETs. This paper is organized as follows. Section II describes the samples and the measurement details. In Section III, after a brief report on the device electrical characteristics (Section III-A), the HC reliability is investigated from different perspectives: impact ionization rate and device lifetime (Section III-B), simulation (Section III-C), comparison with NBTI (Section III-D), and impact of Si-passivation thickness (Section III-E). In the Conclusion, we summarize the main results of the present work.
II. EXPERIMENTAL
Devices were fabricated using 200-mm Ge-on-Si wafers. A relaxed ∼1.6-2-μm Ge layer was deposited epitaxially on top of the Si. First, an n-well was formed with 31 P implants of 1 × 10 13 cm −2 dose at 570 keV followed by 2. control the short-channel performance. A detailed process flow can be found elsewhere [4] . For comparison purposes, we characterized a second set of devices on a Si substrate and with similar gate stack consisting of 0.8 nm of SiO 2 , 2 nm of ALD HfO 2 , and TiN metal gate. The device performance and reliability characterization were done using a Keithley 4200 semiconductor characterization system and an Agilent E4980A precision LCR meter. All measurements were done at room temperature unless stated otherwise. In Fig. 1 , a schematic diagram of the Ge-on-Si pMOSFET used in this paper is shown.
III. RESULT AND DISCUSSION

A. Device Characterization
In this section, we highlight the performances of six-ML Sipassivated Ge pMOSFETs. These Ge devices show acceptable threshold voltage (V T ) roll-off and DIBL characteristics as shown in Fig. 2 . Good control of off current is observed for Ge pMOSFETs, when measured at the source [15] , [16] . The off currents were measured at room temperature with the source and substrate grounded, the gate at V T + 0.33 V [4] , and the drain at −1 V. The I OFF is close to the ITRS-specified value of 7 nA/μm as shown in Fig. 3 and also reported by Nicholas et al. [4] . All these results confirm that Ge-on-Si pMOSFETs have good short-channel performance. The advantage of using Ge as a channel material lies in the higher hole mobility with respect to Si. The hole mobility was extracted by measuring the channel-to-gate capacitance (C GC ) and I D -V G at −20-mV drain bias. The contribution from the source and drain overlap capacitance has been nullified from C GC by subtracting the average minimum C GC value from the overall C GC data. Fig. 4 shows the extracted effective hole mobility as a function of hole N inv for Ge and Si pMOSFETs from a split C-V measurement. We observe a 2× peak hole mobility enhancement for Ge compared to Si in Fig. 4 .
B. HC Degradation
In this section, our discussion will be focused mainly on HC degradation of the six-ML Si-passivated Ge pMOSFETs. The smaller bandgap of Ge as compared to that of Si is expected to yield higher HC effects in the Ge devices. To investigate the effect of the bandgap on impact ionization on real devices, the substrate current as a function of gate voltage overdrive (V GT ) is plotted at high drain bias values in Fig. 5 for both Ge and Si devices. It is important to observe that the substrate current I SUB is corrected from the drain-well junction leakage current contribution measured at the same V D with source and gate floating. The corrected I SUB is still two orders of magnitude higher compared to the Si counterpart. The bell-shaped curve is wider in the Ge case, and the peak occurs at a higher V GT value when compared to the Si devices. As known, the ratio I SUB /I D gives the electron-hole pair generation rate at the drain end. From Fig. 6 , it is clear that the ratio is higher in the Ge case and that impact ionization is a serious issue for Ge devices because the generated hot holes can be injected into the gate oxide and degrade the interface and quality of the oxide.
Moreover, it is already known from our previous study that the density of initial traps present in the gate oxide on Ge is higher than for Si devices, due to Ge outdiffusion into the gate oxide [17] . In order to investigate the oxide degradation, HCI stress under V G = V D = −1.6 V was investigated for 155-nm gate length (L G ) devices. Stress was interrupted periodically, I D -V G was measured at −50-mV drain bias each time, and V T was extracted using the maximum transconductance method. As stress time increases, V T shifts toward the negative direction which indicates positive charge trapping into the oxide. Fig. 7 shows that damage of the Ge device is a serious concern. Fig. 8 compares the lifetime of Si and Ge devices. The lifetime was defined when the V T shift reaches 30 mV in absolute value. Lifetime is worst in case of Ge when compared with the Si device. It also indicates that HC degradation can be an issue for Ge pMOSFETs. 
C. Simulation
To confirm the mechanisms for accelerated degradation, 2-D device simulations have been performed with the TCAD package "Sentaurus Sparta," a full-band Monte Carlo simulator which includes all the common scattering mechanisms including impact ionization. From Fig. 9 , it is evident that the lateral electric field for the case of Ge-based devices is higher with respect to the Si case. The higher electric field and the lower bandgap are the root causes for the higher impact ionization rate and carrier temperature. The impact ionization rate, as shown in Fig. 10 , has been simulated by using the van Overstraeten-de Man model [18] . Fig. 10 shows that a difference of two orders exists in the impact ionization rate between the Si and Ge devices, confirming the experimental Fig. 10 . Two-dimensional Sentaurus SPARTA simulations show two orders high hole generation rate (Gp) near the drain. Gp for Si is equal to 4.7 × 10 19 cm −3 /s, and for Ge, the value is equal to 2.7 × 10 21 cm −3 /s. Zero is the center of the channel. Fig. 11 . HCI induces higher degradation compared to NBTI at low stress bias and shows comparable degradation at higher stress bias for Ge devices. For Si samples, HCI induces lower degradation compared to NBTI at low stress bias as well as at higher stress bias. data in Fig. 6 . In addition, the hole temperature in Fig. 9 for the Ge case is higher in agreement with the higher HC degradation observed in experiments as shown in Fig. 7 .
D. HC Versus NBTI
NBTI is known to be the dominant degradation mechanism for Si pMOSFETs. On the other hand, HCI is not a serious reliability issue for Si pMOSFETs. Here, we report a comparison study of HCI and NBTI on Ge-on-Si pMOSFETs. The experiment has been carried out using a 125-nm gate length, which is the shortest available for both our Ge and Si devices. NBTI measurements were carried out at 85
• C, and HCI measurements were at 25
• C. To observe NBTI V T degradation, I D -V G sweeps were used and the threshold voltage was monitored after each stress. The measurement time was kept to a minimum between consecutive stresses to avoid charge carrier detrapping. From Fig. 11 , it is clear that at low V G (= −1.2 V), HCI dominates over NBTI for Ge pMOSFET, and at V G = −1.5 and −1.8 V, HCI and NBTI degradations are comparable. However, in Fig. 12 , the lifetime projections of HCI and NBTI with a 30-mV V T shift criterion clearly indicate that HCI dominates over NBTI. On the other hand, NBTI is a more prominent degradation mechanism for Si pMOSFET in the investigated stress condition. HCI and NBTI degradation mechanisms differ, with HCI degradation strongly dependent on longitudinal electric field. As the channel length decreases, the lateral electric field increases; hence, the impact ionization near the drain increases. This produces energetic carriers which create interface traps and bulk oxide traps depending on vertical electric field. Adding the fact that Ge is a small bandgap material, we observe worse HCI degradation in Ge pMOSFET in the operating voltage regime. As expected, NBTI degradation is always higher for the Si pMOSFETs. Fig. 12 suggests that HCI is a major reliability issue for Ge-on-Si pMOSFETs.
E. HC Reliability Optimization
Interestingly, when the deposited Si layer is increased from four to eight MLs, the HCI reliability of the Ge devices improves in terms of degradation and lifetime, as shown in Figs. 13 and 14 . In particular, a maximum operating voltage higher than 1 V can be obtained by using eight Si MLs. This result clearly indicates that the HC problem in Ge pMOSFETs can be strongly alleviated by using an appropriate Si-passivation thickness. The improved HCI lifetime well correlates with previous studies which have shown that by increasing the thickness of the Si-passivation layer up to eight MLs, it is possible to improve the device performance in terms of mobility and subthreshold slope [11] . According to the study in [11] , only traps in the valence band half of the Ge bandgap contribute to scattering of free inversion carriers. Hence, improvements in terms of performance and HCI lifetime can be considered as effects originated by a common root cause, which consists of the reduction of traps in the valence band half of the bandgap with the thickness of the Si-passivation layer. In addition, increasing the number of Si MLs shifts the V T to a more negative value and makes the device behave more like a buried channel [7] , [11] . Eventually, it reduces the effective oxide electric field and, hence, the HC degradation.
IV. CONCLUSION
HC reliability is investigated for state-of-the-art Si-passivated pMOSFETs with high-k/metal gate fabricated on n-type Ge-on-Si substrates. On the basis of the experimental results, we conclude the following: 1) A two orders higher impact ionization rate is observed in Ge devices compared to their Si counterparts; 2) HC degradation seems to be the dominant degradation mechanism for Ge-on-Si pMOSFETs, even more than NBTI; and 3) by increasing the Si-passivation thickness, HC degradation can be significantly reduced and meet the required lifetime projections. 
